Pre-aligned gate MOS devices using doped polycrystalline silicon technology

Recently, various technologies have been developed to attain a high reliability, large scale integration and improvements of characteristics in the field of MOS devices. This paper describes a new technique for fabricating a self-aligned, area-reduced and stable MOS structure which has not been obtained under conventional method.