A new process for one micron and finer CMOS

We have demonstrated a new process architecture using retrograde N-wells which provides rigorous isolation and latch-up immunity at 3µm N⁺to P⁺spacing, while using straightforward LOCOS processing with self-aligned channel stops. Excellent transistor performance has been obtained. Twenty-three stage ring oscillators with and without LDD structure have been characterized.