Memory architecture for parallel line drawing based on non incremental algorithm

This paper presents a parallel VLSI architecture for fast line drawing. The architecture implements a non incremental line drawing algorithm which allows to write simultaneously in a memory array all the pixels that approximate the straight segments. This paper explains the bottom-zip process for a simplified architecture design that reduces the circuitry redundancies in order to minimize the area. This memory architecture also provides read/write random accesses and raster outputs that permit the memory architecture to display the data serially. A 256×256 eight-bit pixel processor array has been designed using a 0.35 μm standard cells. An exhaustive test and simulation results upon this design have demonstrated that a rate of 50 M segments per second can be achieved, independently of their length and orientation