Investigation on Hot-Carrier-Induced degradation of LDMOS transistor fabricated in logic CMOS process

Hot-Carrier-Induced linear region drain current degradation is investigated to understand dependence of new parameters L_sub and L_w using LDMOS transistor in 0.18 μm standard CMOS logic process. Results and TCAD simulation show critical role in design rule of those parameters and their optimization.