DocumentCode
3598902
Title
Interleaver structures for turbo codes with reduced storage memory requirement
Author
Hokfelt, Johan ; Edfors, Ove ; Maseng, Torleiv
Author_Institution
Dept. of Appl. Electron., Lund Univ., Sweden
Volume
3
fYear
1999
fDate
6/21/1905 12:00:00 AM
Firstpage
1585
Abstract
This paper describes two interleaver structures that reduce the memory requirement for the storage of interleaver rules. The first structure offers memory reductions of more than 50%, compared to storing the entire interleaver vector. The second structure is useful when a range of interleaver sizes are to be stored, offering memory reductions asymptotically approaching 50%. By combining the two structures, a total memory reduction of approximately 75% is achieved. This is obtained without any significant reduction of the error correcting performance of the codes
Keywords
error correction codes; interleaved codes; interleaved storage; turbo codes; error correcting performance; interleaver structures; memory reduction; reduced storage memory requirement; turbo codes; 3G mobile communication; Degradation; Error correction codes; Polynomials; Standardization; Tires; Turbo codes;
fLanguage
English
Publisher
ieee
Conference_Titel
Vehicular Technology Conference, 1999. VTC 1999 - Fall. IEEE VTS 50th
ISSN
1090-3038
Print_ISBN
0-7803-5435-4
Type
conf
DOI
10.1109/VETECF.1999.801562
Filename
801562
Link To Document