DocumentCode
3603231
Title
Interconnects for All-Spin Logic Using Automotion of Domain Walls
Author
Sou-Chi Chang ; Dutta, Sourav ; Manipatruni, Sasikanth ; Nikonov, Dmitri E. ; Young, Ian A. ; Naeemi, Azad
Author_Institution
Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
Volume
1
fYear
2015
Firstpage
49
Lastpage
57
Abstract
In this paper, an interconnect scheme based on automotion of domain walls (DWs) for all-spin logic (ASL) has been proposed. The proposed interconnect is analyzed using a comprehensive numerical model including an equivalent circuit for ASL operations, the 1-D Landau-Lifshitz-Gilbert equation for DW creation, reflection, and disappearance at the boundaries. Analytical expressions for DW transport along the wire are also presented. From the model, it is found that the reflection of the DW can be eliminated using a material with a high Gilbert damping coefficient at the end, the energy dissipation can be independent of the interconnect length, and DW displacement and energy dissipation can be further improved using a material with a low damping factor and saturation magnetization. Furthermore, the interconnect reliability is also studied by applying the thermal random noise analysis on the dynamics of DWs, and it is found that thermal fluctuations can have a significant impact on the interconnect performance; thus, the interconnect with a low Gilbert damping factor is desired to suppress the thermal noise effects.
Keywords
damping; equivalent circuits; integrated circuit interconnections; magnetisation; magnetoelectronics; thermal noise; 1-D Landau-Lifshitz-Gilbert equation; ASL operations; Gilbert damping coefficient; all-spin logic; domain walls; energy dissipation; equivalent circuit; interconnect reliability; interconnect scheme; low damping factor; saturation magnetization; thermal fluctuations; thermal noise effects; thermal random noise analysis; Damping; Integrated circuit interconnections; Magnetic domains; Magnetization; Mathematical model; Numerical models; Wires; All-spin logic (ASL); all-spin logic; domain walls; domain walls (DWs); interconnects;
fLanguage
English
Journal_Title
Exploratory Solid-State Computational Devices and Circuits, IEEE Journal on
Publisher
ieee
ISSN
2329-9231
Type
jour
DOI
10.1109/JXCDC.2015.2448415
Filename
7130566
Link To Document