DocumentCode
3607972
Title
A 5.2 mW IEEE 802.15.6 HBC Standard Compatible Transceiver With Power Efficient Delay-Locked-Loop Based BPSK Demodulator
Author
Hyunwoo Cho ; Hyungwoo Lee ; Joonsung Bae ; Hoi-Jun Yoo
Author_Institution
Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea
Volume
50
Issue
11
fYear
2015
Firstpage
2549
Lastpage
2559
Abstract
A Low-power IEEE 802.15.6 human body communication (HBC) fully compatible transceiver is implemented in 130 nm CMOS process. In this work, the proposed HBC transceiver satisfying all the standard requirements has four key features for low power consumption which includes: 1) low-power analog active filters for TX spectral mask: 30% power reduction; 2) delayed locked loop (DLL) based BPSK receiver with the S/H operation for turning off unnecessary blocks: 40% power reduction; 3) low-power mode (LP-mode) receiver with the received signal strength indicator (RSSI) output data: 50% power reduction; and 4) reconfigurable LNA with RSSI output data: 60% power reduction. As a result, the proposed transceiver can fully satisfy the HBC standard requirements while consuming 5.2 mW from the 1.2 V supply.
Keywords
CMOS analogue integrated circuits; delay lock loops; demodulators; low-power electronics; personal area networks; phase shift keying; radio transceivers; BPSK demodulator; CMOS process; IEEE 802.15.6 HBC standard compatible transceiver; human body communication; low power analog active filter; power 5.2 mW; power efficient delay lock loop; size 130 nm; voltage 1.2 V; Binary phase shift keying; Power demand; Receivers; Standards; Synchronization; Transceivers; Transmitters; Costas loop; IEEE 802.15.6; delayed-locked loop (DLL); human body communication (HBC); received signal strength indicator (RSSI); spectral mask; standard; wireless body area network (WBAN);
fLanguage
English
Journal_Title
Solid-State Circuits, IEEE Journal of
Publisher
ieee
ISSN
0018-9200
Type
jour
DOI
10.1109/JSSC.2015.2475179
Filename
7294699
Link To Document