DocumentCode
3630927
Title
HitME: Low power Hit MEmory buffer for embedded systems
Author
Andhi Janapsatya;Sri Parameswaran;Aleksandar Ignjatovic
Author_Institution
School of Computer Science & Engineering, University of New South Wales, Sydney, 2052, Australia
fYear
2009
Firstpage
335
Lastpage
340
Abstract
In this paper, we present a novel HitME (Hit-MEmory) buffer to reduce the energy consumption of memory hierarchy in embedded processors. The HitME buffer is a small direct-mapped cache memory that is added as additional memory into existing cache memory hierarchies. The HitME buffer is loaded only when there is a hit on L1 cache. Otherwise, L1 cache is updated from the memory and the processor´s memory request is served directly from the L1 cache. The strategy works due to the fact that 90% of memory accesses are only accessed once, and these often pollute the cache. Energy reduction is achieved by reducing the number of accesses to the L1 cache memory. Experimental results show that the use of HitME buffer will reduce the L1 cache accesses resulting in a reduction in the energy consumption of the memory hierarchy. This decrease in L1 cache accesses reduces the cache system energy consumption by an average of 60.9% when compared to traditional L1 cache memory architecture and an energy reduction of 6.4% when compared to filter cache architecture for 70nm cache technology.
Keywords
"Embedded system","Cache memory","Energy consumption","Memory management","Australia","Pollution","Filters","Multiplexing","Microprocessors","Computer science"
Publisher
ieee
Conference_Titel
Design Automation Conference, 2009. ASP-DAC 2009. Asia and South Pacific
ISSN
2153-6961
Print_ISBN
978-1-4244-2748-2
Electronic_ISBN
2153-697X
Type
conf
DOI
10.1109/ASPDAC.2009.4796503
Filename
4796503
Link To Document