Integrated circuit yield prediction

A hierarchical prediction of the integrated circuit yield is carried out by in-line measurements of the test chip yields and extraction of the integrated circuit critical areas associated with the corresponding yield loss mechanisms. A local layout extraction approach has been applied for a hierarchical extraction of the integrated circuit critical areas for point and lithographic defects. Advantages of this approach have been illustrated for the example of an integrated circuit chip.