The architecture of a digital network for image analysis

This article describes a new architecture for a parallel, digital image processor which performs several image processing tasks like segmentation, edge detection and noise removal. The architecture and algorithm modifications presented in this paper are aimed for reduction the FPGA area of a pixel, which represents basic image processing unit. The proposed modifications increase the functionality of the pixel array by enabling different image processing operations based on the region growing methods.