Design of efficient decimation filter structure for WiMAX applications with memory saving approach

This paper presents the design of efficient decimation filter structure for WiMAX applications. FIR filter with decimation factor M is subdivided into two decimation factors M₁ and M₂. The FIR filter with efficient structure and polyphase realization are used in decimation filtering. This paper further develops the concept of memory saving architecture to save the memory usage in FIR based decimation filter structure. The polyphase FIR filter is modified in such a way to reduce the computation complexity of the filter to save the delay usage in polyphase multistage and memory saving architecture realization. In general, FIR filter with polyphase structure will reduce the power consumption of DDC. Various architectures like efficient FIR, Polyphase, and multistage realization are considered and architecture with less computation efficiency and memory structure are used for design. The results show that the presented structure consumes less computations and memory elements compared to other structures.