Implementation of a baseline RISC for the realization of a dynamically reconfigurable processor

RISC processors are widely used because of their multiple advantages. In Fact, they are based on a simple instruction set so that they increase the speed of the processor and reduce its energy consumption. In this paper, a basic RISC architecture processor is presented. This architecture will be developed later to converge to a new one with runtime reconfiguration.