DocumentCode :
3723409
Title :
Graph-based dynamic analysis: Efficient characterization of dynamic timing and activity distributions
Author :
Hari Cherupalli;John Sartori
Author_Institution :
University of Minnesota, USA
fYear :
2015
Firstpage :
729
Lastpage :
735
Abstract :
In light of increasing energy overheads required to guarantee correctness as variations increase with continued technology scaling, better-than-worst-case (BTWC) design has become a hot topic. Several BTWC design techniques utilize dynamic information like path activity when optimizing a design and rely on path-based analysis to determine the dynamic slack distribution of a workload running on a processor and subsequently optimize a design. In this paper, we show that path-based techniques are not scalable, due to the enormous number of paths in modern designs, and can also result in incorrect results. We propose a graph-based technique for performing dynamic timing and activity analysis of a workload on a processor that addresses the limitations of path-based techniques. Our tool has significantly lower runtime and memory requirements than path-based tools. Consequently, we can perform analysis for larger designs over longer time windows in a shorter amount of time. We also propose two optimizations that improve the performance of our tool.
Keywords :
"Logic gates","Timing","Optimization","Computational modeling","Error analysis","Runtime","Memory management"
Publisher :
ieee
Conference_Titel :
Computer-Aided Design (ICCAD), 2015 IEEE/ACM International Conference on
Type :
conf
DOI :
10.1109/ICCAD.2015.7372642
Filename :
7372642
Link To Document :
بازگشت