Comparative power analysis of CMOS & adiabatic logic gates

The present paper proposes the comparative power analysis of different logic gates using conventional CMOS Designs and adiabatic clock gating based designs. For achieving high performance, Adiabatic logic gates are designed using CPAL (complementary pass transistor adiabatic logic).The design of INVERTER, NAND and XOR has been simulated and verified. All the circuits have been simulated using 90nm technology. In comparison to conventional CMOS designs, adiabatic technology based designs consumes much less power and saves energy.