New two-terminal transistor test structures and test methodology for assessment of latent charging damage

Design of test structures and fast test techniques for process-induced charging remains amongst the major problems of damage monitoring. This paper describes a new transistor configuration for antenna-type test structures and provides test methodology for assessment of latent charging damage. An example of application in metal antenna modules is demonstrated with respect to 50 /spl Aring/ gate oxide technology.