Title :
The SARC Architecture
Author :
Alex Ramirez;Felipe Cabarcas;Ben Juurlink;Mauricio Alvarez Mesa;Friman Sanchez;Arnaldo Azevedo;Cor Meenderinck;Catalin Ciobanu;Sebastian Isaza;Gerogi Gaydadjiev
Author_Institution :
Barcelona Supercomputing Center
Abstract :
The SARC architecture is composed of multiple processor types and a set of user-managed direct memory access (DMA) engines that let the runtime scheduler overlap data transfer and computation. The runtime system automatically allocates tasks on the heterogeneous cores and schedules the data transfers through the DMA engines. SARC´s programming model supports various highly parallel applications, with matching support from specialized accelerator processors.
Keywords :
"Parallel processing","Runtime","Programming","Multicore processing","Decoding","System-on-a-chip"
Journal_Title :
IEEE Micro
