Partition methodology for the final adder in a tree-structure parallel multiplier generator

In this paper, we focus on the performance optimization of the final addition stage in a tree-structure multiplier. Two novel partitioning methods for the final addition are proposed in order to fully exploit the feature of nonuniform signal arrival time at different bit positions. Simulation results show that our methods have better performance compared to previous approaches.