Submicron technology: Why, when and how

There has been a historical trend to reduce feature sizes in solid-state devices and circuits to improve performance and achieve higher packing density. The fundamental limits and practical problems associated with smaller features will be examined, citing the impact of emerging pattern generation technologies, such as electron-beam and x-ray lithography, on circuits with features below 1 μm.