DocumentCode
396149
Title
Global scheduling and register allocation based on predicated execution
Author
de Azambuja, Rogerio Xavier ; Dos Santos, Luiz C V
Author_Institution
UFSC/ULBRA Santa Maria, Univ. Luterana, Santa Maria, Brazil
Volume
3
fYear
2003
fDate
25-28 May 2003
Abstract
This paper presents an approach for register allocation and scheduling which relies on three main ideas: global optimization, solution space exploration and on-the-fly generation of a symbolic state machine. To allow global optimizations while preserving semantics, the traditional notion of control dependence is replaced by the notion of predicate. In our approach, predicates are used not only as attributes of operations during scheduling (predicated execution), but also as attributes of values during register allocation. Experimental results show that this global approach improves the chances of reaching high-quality solutions in high-level synthesis.
Keywords
application specific integrated circuits; circuit CAD; high level synthesis; integrated circuit design; scheduling; ASIC design; HLS; global optimization; global scheduling; high-level synthesis; on-the-fly generation; predicated execution; register allocation; solution space exploration; symbolic state machine; Application specific integrated circuits; Constraint optimization; Delay; Design optimization; High level synthesis; Packaging machines; Registers; Scheduling; Space exploration; Time factors;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
Print_ISBN
0-7803-7761-3
Type
conf
DOI
10.1109/ISCAS.2003.1204998
Filename
1204998
Link To Document