DocumentCode
396409
Title
An analog signal interface with constant performance for SoCs
Author
Fabris, Eric E. ; Carro, Luigi ; Bampi, Sergio
Author_Institution
Informatics Inst., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil
Volume
1
fYear
2003
fDate
25-28 May 2003
Abstract
This paper describes a new architecture for programmable analog interface circuits. One of the main consequences of analog programmability is the performance penalty introduced by this feature. The proposed new architecture attenuates the programmability penalty and, even more important, it provides constant performance over a wide range of input signal band. Using a mixer inside the proposed architecture, we propose an analog programmable interface that can process signals from DC to high frequencies with constant performance, overcoming the need to change the architecture as a function of the target domain application. This paper presents the mathematical framework and experimental results showing the proposed architecture applied to linear filter design over a large frequency range.
Keywords
CMOS integrated circuits; VLSI; analogue processing circuits; field programmable gate arrays; low-pass filters; mixed analogue-digital integrated circuits; mixers (circuits); modulators; programmable circuits; sigma-delta modulation; system-on-chip; CMOS analog processing; FPGA; SoC; analog architecture; analog signal interface; frequency translation mechanism; linear filter design; mixer; programmable analog interface circuits; Circuit topology; Delta-sigma modulation; Embedded system; Field programmable analog arrays; Frequency; Network topology; Prototypes; Signal processing; Switches; Switching circuits;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
Print_ISBN
0-7803-7761-3
Type
conf
DOI
10.1109/ISCAS.2003.1205678
Filename
1205678
Link To Document