DocumentCode :
396426
Title :
A monotonic digital calibration technique for pipelined data converters
Author :
Law, Waisiu ; Guo, Jianjun ; Peach, Charles T. ; Helms, Ward J. ; Allstot, David J.
Author_Institution :
Univ. of Washington, Seattle, WA, USA
Volume :
1
fYear :
2003
fDate :
25-28 May 2003
Abstract :
A popular method of digital calibration for pipelined analog-to-digital converters was introduced by Karanicolas et al. (IEEE J. Solid-State Circuits, vol.28, pp.1207-1215, 1993). Although it is tolerant of comparator offset voltages, the algorithm occasionally generates digital correction factors that lead to missing or non-monotonic digital codes. In this paper, the probability of nonmonotonic performance is studied using behavioral simulations, and a calibration algorithm that assures monotonicity in the presence of arbitrary comparator offset voltages and amplifier nonlinearity is introduced.
Keywords :
analogue-digital conversion; calibration; circuit simulation; comparators (circuits); pipeline processing; ADC monotonicity; amplifier nonlinearity; analog-to-digital converters; comparator offset voltages; digital correction factors; missing digital codes; monotonic digital calibration technique; nonmonotonic digital codes; nonmonotonic performance probability; pipelined data converters; Analog-digital conversion; Calibration; Circuit simulation; Digital-analog conversion; Logic; Operational amplifiers; Switched capacitor circuits; Switches; Switching circuits; Voltage;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
Print_ISBN :
0-7803-7761-3
Type :
conf
DOI :
10.1109/ISCAS.2003.1205703
Filename :
1205703
Link To Document :
بازگشت