DocumentCode :
405825
Title :
Low power and concurrency optimization of the computational unit for DSP processors based on software
Author :
Xin Zhang ; Jie Chen ; Xiaoxu Guo ; Baofeng Li
Author_Institution :
Microelectron. R&D Center, Chinese Acad. of Sci., Beijing, China
Volume :
1
fYear :
2003
fDate :
21-24 Oct. 2003
Firstpage :
424
Abstract :
DSP (Digital Signal Processing) processors have been more and more applied in all kinds of products. Real time processing and low power is marked character for them, and the computational unit in DSP Processors performs numeric processing for DSP algorithms and is bottle-neck for improving the performance of DSP processors. In this paper, we present a path of low power and concurrency exploitation in a general 16-bit fixed programmable DSP processors working on 200 MHz, by which the computation performance is improved and the power is reduced by more than 35% based on software.
Keywords :
circuit optimisation; digital signal processing chips; low-power electronics; multiprocessing programs; real-time systems; 16-bit fixed programmable DSP processors; 200 MHz; DSP algorithms; computational unit; concurrency optimization; digital signal processing processors; low power optimisation; numeric processing; real time processing;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
ASIC, 2003. Proceedings. 5th International Conference on
ISSN :
1523-553X
Print_ISBN :
0-7803-7889-X
Type :
conf
DOI :
10.1109/ICASIC.2003.1277577
Filename :
1277577
Link To Document :
بازگشت