A parallel harmonic balance simulator for shared memory multicomputers

We describe a parallel harmonic balance simulator for shared memory multiprosessor computers. Parallelization is achieved by multithreaded versions of the key operations of the original serial code. We show that this minimal approach, in terms of changes to the simulator, produces a reasonably scalable simulator. This is proved by simulation timings based on an industrial design example.