Buffering global interconnects in structured ASIC design

Structured ASICs present an attractive alternative to reducing design costs and turn around times in nanometer designs. As with conventional ASICs, such designs require global wires to be buffered. However, via-programmable designs must prefabricate and preplace buffers in the layout. This paper proposes a novel and accurate statistical estimation technique distributing prefabricated buffers through a layout. It employs Rent´s rule to estimate the buffer distribution required for the layout, so that an appropriate structured ASIC may be selected for the design. Experimental results show that the estimation for a uniform buffer distribution is accurate and economic.