DocumentCode
439829
Title
A DMT-based VDSL receiver front-end design in 0.35 µm BiCMOS
Author
Van Leeuwe, J. ; De Wilde, W. ; Bayrakci, B. ; Doorakkers, K. ; Moons, E. ; Sevenhans, J. ; Kiss, L.
Author_Institution
Alcatel Bell, Antwerpen, Belgium
fYear
2002
fDate
24-26 Sept. 2002
Firstpage
563
Lastpage
566
Abstract
A VDSL receiver front-end with a programmable gain low noise amplifier is presented. The amplifier consumes only 35mW from a 3.3V supply in a 0.35µm BiCMOS technology and is suitable for DMT-based VDSL systems with bandwidths up to 12MHz. The linearity is expressed in Missing Band Depth (MBD) for a worst case bandplan. The LNA uses an inverting architecture and has a constant input impedance. A technique was used to suppress the distortion caused by the switches in the signal path. The area is only 0.2mm2.
Keywords
Band pass filters; Bandwidth; BiCMOS integrated circuits; Driver circuits; Impedance; Linearity; Moon; OFDM modulation; Read only memory; Resistors;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European
Conference_Location
Florence, Italy
Type
conf
Filename
1471589
Link To Document