Design and implementation of an EOS chip

As a very successful technology, Ethernet has now dominated the data transmission in LAN. However, some inborn defects, like the lack of guaranteed quality of services (QoS), restricts the maximum scope of Ethernet. Utilizing SDH/SONET, a technology for transmitting data over long distance, to overcome such limit is one promising solution. This solution termed Ethernet over SDH/SONET (EOS) combines the simplicity and affordability of Ethernet with the reliability and scalability of SDH/SONET. In this paper, the design and implementation of an EOS chip, which maps Ethernet frames into SONET/SDH payloads using both standard concatenation and virtual concatenation, is put forward. Several problems encountered during the implementation and their solutions are also discussed. The validity of the design has been proved by thorough functional simulation and FPGA verification