DocumentCode
466641
Title
Low Temperature Dopant Activation for Integrated Electronics Applications
Author
Woodard, E.M. ; Manley, Robert G. ; Fenger, G. ; Saxer, Robert L. ; Hirschman, Karl D. ; Dawson-Elli, D. ; Couillard, J.G.
Author_Institution
Rochester Inst. of Technol., Rochester
fYear
2006
fDate
25-28 June 2006
Firstpage
161
Lastpage
168
Abstract
A major area of research for integrated electronic systems is the development of systems on glass or plastic. These alternative substrate materials impose significant constraints on electronic device fabrication, including limitations on chemical and thermal processes. This work presents an investigation on the activation of ion-implanted dopants without using the high temperature processes of conventional CMOS. The annealing temperature applied was 600degC, which could potentially enable integrated microelectronics on high-quality glass. Additional factors studied included the annealing technique (furnace or rapid thermal processing), and the use of pre-amorphization implants. Ion-implant modeling along with SIMS and SRP data was used to develop a comprehensive understanding of the experimental results. The performance of transistors fabricated with low-temperature constraints on both bulk silicon and thin- film SOI was presented.
Keywords
annealing; ion implantation; semiconductor doping; semiconductor process modelling; silicon-on-insulator; solid phase epitaxial growth; substrates; thin film transistors; SIMS; SRP; annealing technique; bulk silicon; electronic device fabrication; furnace annealing; integrated electronics applications; integrated microelectronics; ion-implant modeling; ion-implanted dopant activation; low temperature dopant activation; pre-amorphization implant; rapid thermal processing; solid phase epitaxy; system on plastic; systems on glass; temperature 600 C; thin-film transistor; transistor performance; CMOS process; Chemical processes; Fabrication; Glass; Microelectronics; Plastics; Rapid thermal annealing; Rapid thermal processing; Substrates; Temperature; low temperature dopant activation; pre-amorphization; solid phase epitaxy (SPE); thin film transistors (TFTs);
fLanguage
English
Publisher
ieee
Conference_Titel
University/Government/Industry Microelectronics Symposium, 2006 16th Biennial
Conference_Location
San Jose, CA
ISSN
0749-6877
Print_ISBN
1-4244-0267-0
Type
conf
DOI
10.1109/UGIM.2006.4286374
Filename
4286374
Link To Document