FPGA Implementation of 3Mbps Single Carrier Mobile Wireless System with 1MHz Bandwidth

In this paper, we present a FPGA implementation of single carrier (SC) wireless system with frequency domain equalization (FDE) to overcome the effects of multipath fading channels. We propose a new packet format for this wireless system to reduce the error of channel estimation that occurs in the last part of the packet caused by time fluctuation of the channel. Our targets are veracity 15 km/h and 3 Mbps data rate under 1 MHz bandwidth. Simulation results show that our proposed system can work in severe multipath fading with 33 Hz Doppler shift (15 km/h) and 6 ppm frequency offset environment. The logic synthesis result meets the specification.