DocumentCode
474561
Title
SHIELD: A software hardware design methodology for security and reliability of MPSoCs
Author
Patel, Krutartha ; Parameswaran, Sri
Author_Institution
Sch. of Comput. Sci. & Eng., Univ. of New South Wales, Sydney, NSW
fYear
2008
fDate
8-13 June 2008
Firstpage
858
Lastpage
861
Abstract
Security of MPSoCs is an emerging area of concern in embedded systems. Security is jeopardized by code injection attacks, which are the most common types of software attacks. Previous attempts to detect code injection in MPSoCs have been burdened with significant performance overheads. In this work, we present a hardware/software methodology "SHIELD" to detect code injection attacks in MPSoCs. SHIELD instruments the software programs running on application processors in the MPSoC and also extracts control flow and basic block execution time information for runtime checking. We employ a dedicated security processor (monitor processor) to supervise the application processors on the MPSoC. Custom hardware is designed and used in the monitor and application processors. The monitor processor uses the custom hardware to rapidly analyze information communicated to it from the application processors at runtime. We have implemented SHIELD on a commercial extensible processor (Xtensa LX2) and tested it on a multiprocessor JPEG encoder program. In addition to code injection attacks, the system is also able to detect 83% of bit flips errors in the control flow instructions. The experiments show that SHIELD produces systems with runtime which is at least 9 times faster than the previous solution. SHIELD incurs a runtime (clock cycles) performance overhead of only 6.6% and an area overhead of 26.9%, when compared to a non-secure system.
Keywords
embedded systems; hardware-software codesign; integrated circuit reliability; system-on-chip; MPSoC reliability; MPSoC security; SHIELD instruments; Xtensa LX2; application processors; code injection attacks; embedded systems; hardware-software design; monitor processor; multiprocessor JPEG encoder; multiprocessor system on chips; software programs; Application software; Data mining; Design methodology; Embedded system; Hardware; Information analysis; Information security; Instruments; Monitoring; Runtime; Architecture; Bit Flips; Code Injection; Multiprocessors; Tensilica;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE
Conference_Location
Anaheim, CA
ISSN
0738-100X
Print_ISBN
978-1-60558-115-6
Type
conf
Filename
4555939
Link To Document