Scheduling considering bit level delays

A new scheduling method considering bit level delays for high level synthesis is proposed. Conventional bit level delay computation for high-level synthesis was usually limited for specific resources. However, we have developed an efficient bit level delay computation method which is applicable to various resources, in this research. This method is applied to scheduling. The scheduling algorithm is based on list scheduling and executes chaining considering bit level delays. Furthermore, multicycle chaining can be allowed to improve performance under resource constraints. Experimental results on several well-known DSP examples show that our method improves the performance of the results by 14.7% on the average.