Energy Efficient Instruction Cache with Local Access Scheme

As power consumption of the cache memory in modern processor designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing instruction cache power based on the operation of a local access control scheme added in the cache system. The average saving on the power consumption of the instruction cache could be up to 23% compared with the traditional instruction cache structure.