DocumentCode
500791
Title
SRAM parametric failure analysis
Author
Wang, Jian ; Yaldiz, Soner ; Li, Xin ; Pileggi, Lawrence T.
Author_Institution
PDF Solutions, Inc., San Jose, CA, USA
fYear
2009
fDate
26-31 July 2009
Firstpage
496
Lastpage
501
Abstract
With aggressive technology scaling, SRAM design has been seriously challenged by the difficulties in analyzing rare failure events. In this paper we propose to create statistical performance models with accuracy sufficient to facilitate probability extraction for SRAM parametric failures. A piecewise modeling technique is first proposed to capture the performance metrics over the large variation space. A controlled sampling scheme and a nested Monte Carlo analysis method are then applied for the failure probability extraction at cell-level and array-level respectively. Our 65 nm SRAM example demonstrates that by combining the piecewise model and the fast probability extraction methods, we have significantly accelerated the SRAM failure analysis.
Keywords
Monte Carlo methods; SRAM chips; failure analysis; probability; statistical analysis; SRAM design; controlled sampling scheme; failure probability extraction; nested Monte Carlo analysis method; piecewise modeling technique; statistical performance model; Acceleration; Circuit stability; Costs; Failure analysis; Measurement; Probability; Probes; Random access memory; Response surface methodology; Sampling methods; Failure Probability Estimation; Parametric Failure; Response Surface Model; SRAM;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE
Conference_Location
San Francisco, CA
ISSN
0738-100X
Print_ISBN
978-1-6055-8497-3
Type
conf
Filename
5227046
Link To Document