Mitigation of sampling clock drift in asynchronously under-sampled optical bit pattern monitoring

We propose a bit pattern monitoring technique which effectively mitigates the random walk clock drift between data signal and sampling source in asynchronously undersampling systems. The method is verified by measurements of 40 Gb/s NRZ and 160 Gb/s RZ data signals. Quantitative analysis of the displayed timing jitter is performed.