Timing Verification in a Hierarchical Design Environment

This paper presents an approach to accurate timing modeling of digital systems during logic simulation. The approach performs a complete analysis featuring a delay calculation algorithm that takes into consideration all factors affecting the signal delays and supports a hierarchical, cell based system description. An example in CMOS technology is presented and the results of the timing analysis proposed are verified using circuit level simulation.