A Design Program for Comparators

A design program for CMOS voltage comparators based on a library of fixed schematics has been realized. The program starts from simplified analytic expressions and uses a fast built-in transient simulator in an iteration loop to converge towards a correct solution. The program takes into account device mismatches, clock feedthrough and noise which are important limitative parameters for the comparator performances. Experimental results agree with the designed values and are compared with SPICE simulation results.