DocumentCode
516652
Title
3.0 V 40 Mbit/s Hard Disk Drive Read Channel Combo
Author
Veirman, GeertDe ; Ueda, Shunsaku ; Cheng, Jackie ; Tam, Stephen ; Fukahori, Kiyoshi ; Kurisu, Masafumi ; Shinozaki, Eiji
Author_Institution
Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680, USA
fYear
1994
fDate
20-22 Sept. 1994
Firstpage
260
Lastpage
263
Abstract
A high performance low power BiCMOS 3.0 - 5.5 V mixed signal ASIC integrating the complete hard disk drive read channel electronics is presented. The IC includes the automatic gain control, programmable continuous-time filter, pulse qualifier, servo demodulator, time base generator, data synchronizer and encoder/decoder. It supports constant density recording at 14-40 Mbit/s data rates in 1,7 RLL format and embedded 4-burst servo. Nominal power dissipation at 3.0 V supply and 40 Mbit/s data rate is 360 mW. Pulse pairing and write data jitter both measured only 300 ps.
Keywords
Application specific integrated circuits; BiCMOS integrated circuits; Decoding; Demodulation; Filters; Gain control; Hard disks; Pulse generation; Pulse measurements; Servomechanisms;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 1994. ESSCIRC '94. Twentieth European
Conference_Location
Ulm, Germany
Print_ISBN
2-86332-160-9
Type
conf
Filename
5468483
Link To Document