Modeling, Analysis, and Design for Noise Suppression Using Embedded Planar Capacitors in Multilayered Printed Circuit Boards

In this paper, an accurate and fast method is presented for the modeling, analysis, and design of the power noise suppression using embedded planar capacitors in high-speed multilayered printed circuit boards (PCBs). Two main contributions of this paper are: 1) an ideal AC short circuit model is proposed to simplify the stopband analysis and a physics-based formula is derived for accurate stopband estimation and 2) a physics-based equivalent circuit modeling method is introduced for the fast estimation of noise suppression level in complicated multilayered structures. The results are verified by simulation and measurement. Our method changes the analysis of complicated multiple plane pairs into single plane pair, which can greatly simplify the design process of embedded planar capacitors in complicated multilayered PCBs.