Investigation on the susceptibility of two-stage voltage comparators to EMI

This paper deals with the susceptibility of a common CMOS voltage comparators to radio frequency interference. Specifically, the circuit topology that comprise a differential stage cascaded with a common source gain stage is considered. The detrimental effect of the RFI superimposed onto the nominal input signals is investigated through time domain computer simulations and through experiments carried out on a test chip.