DocumentCode :
561368
Title :
Desynchronization: Design for verification
Author :
Srinivasan, Sudarshan K. ; Katti, Raj S.
Author_Institution :
Dept. of Electr. & Comput. Eng., North Dakota State Univ., Fargo, ND, USA
fYear :
2011
fDate :
Oct. 30 2011-Nov. 2 2011
Firstpage :
215
Lastpage :
222
Abstract :
Desynchronization is used to synthesize asynchronous circuits from synchronous specifications. Controller networks used for desynchronization are highly nondeterministic and are not easily amenable for verification. We adapt the desynchronization controllers for verifiability by imposing additional sequential dependencies among controller events that reduces nondeterminism. We deduce properties of the adapted controllers, which we use to develop methods for reachability analysis and verification of desynchronized circuits. The methods are demonstrated using seven desynchronized processor models.
Keywords :
asynchronous circuits; formal specification; formal verification; logic design; reachability analysis; asynchronous circuit; controller network; desynchronization controllers; desynchronized processor model; reachability analysis; sequential dependency; synchronous specification; verification design; Computational modeling; Delay; Iron; Latches; Pipeline processing; Pipelines; Reachability analysis;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Formal Methods in Computer-Aided Design (FMCAD), 2011
Conference_Location :
Austin, TX
Print_ISBN :
978-1-4673-0896-0
Type :
conf
Filename :
6148902
Link To Document :
بازگشت