Title :
Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences
Author_Institution :
Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA
Abstract :
This paper describes a test generation procedure that produces functional broadside tests for logic blocks whose primary input sequences are constrained. The constraints are created during functional operation by logic blocks that drive the logic block under consideration. Functional broadside tests avoid overtesting of delay faults by creating functional operation conditions during the clock cycles where delay faults are detected. Test generation procedures for functional broadside tests typically assume that the primary input sequences are unconstrained during functional operation. This paper shows that the constraints, which are imposed by a logic block driving the primary inputs of another block, can be time dependent and difficult to represent compactly. The test generation procedure described in this paper addresses this issue by separating the problem of test generation into the generation of constrained primary input sequences for the block under consideration, and the extraction of functional broadside tests from these sequences.
Keywords :
automatic test pattern generation; delays; fault diagnosis; logic testing; clock cycles; constrained primary input sequences; delay faults; fault detection; functional broadside tests; logic blocks; test generation procedure; Circuit faults; Clocks; Computational modeling; Feedback loop; Integrated circuit modeling; Synchronization; Vectors; Functional broadside tests; functional constraints; scan circuits; test generation; transition faults;
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
DOI :
10.1109/TCAD.2012.2227258