A 20GSps track-and-hold circuit in 90nm CMOS technology

A low voltage, low power, high sampling rate open loop THA is proposed. The THA samples at 20GSps and combines three cascaded stages. The switch stage is implemented by the combination of CMOS switch and dummy switches to cancel the charge injection and clock feedthrough. The input and output stages are realized by the differential common-source amplifier with cross-couple pairs to improve the effects. Implemented in 90nm CMOS technology, the THA occupies 460 × 510 μm² which includes I/O pads and takes the active area is only 85 × 95 μm² with a power consumption of 47mW at a supply voltage of 1.2V. The THA delivers up to 32 dB spur-free-dynamic-range (SFDR) at nyquist sampling with 20GSps. The full scale input voltage is 0.6Vppd from 1.2V supply voltage.