DocumentCode :
602622
Title :
Illusionist: Transforming lightweight cores into aggressive cores on demand
Author :
Ansari, A. ; Shuguang Feng ; Gupta, Swastik ; Torrellas, Josep ; Mahlke, Scott
fYear :
2013
fDate :
23-27 Feb. 2013
Firstpage :
436
Lastpage :
447
Abstract :
Power dissipation limits combined with increased silicon integration have led microprocessor vendors to design chip multiprocessors (CMPs) with relatively simple (lightweight) cores. While these designs provide high throughput, single-thread performance has stagnated or even worsened. Asymmetric CMPs offer some relief by providing a small number of high-performance (aggressive) cores that can accelerate specific threads. However, threads are only accelerated when they can be mapped to an aggressive core, which are restricted in number due to power and thermal budgets of the chip. Rather than using the aggressive cores to accelerate threads, this paper argues that the aggressive cores can have a multiplicative impact on single-thread performance by accelerating a large number of lightweight cores and providing an illusion of a chip full of aggressive cores. Specifically, we propose an adaptive asymmetric CMP, Illusionist, that can dynamically boost the system throughput and get a higher single-thread performance across the chip. To accelerate the performance of many lightweight cores, those few aggressive cores run all the threads that are running on the lightweight cores and generate execution hints. These hints are then used to accelerate the execution of the lightweight cores. However, the hardware resources of the aggressive core are not large enough to allow the simultaneous execution of a large number of threads. To overcome this hurdle, Illusionist performs aggressive dynamic program distillation to execute small, critical segments of each lightweight-core thread. A combination of dynamic code removal and phase-based pruning distill programs to a tiny fraction of their original contents. Experiments demonstrate that Illusionist achieves 35% higher single thread performance for all the threads running on the system, compared to a CMP with all lightweight cores, while achieving almost 2X higher system throughput compared to a CMP with all aggressive cores.
Keywords :
integrated circuit design; microprocessor chips; multi-threading; multiprocessing systems; performance evaluation; power aware computing; thermal management (packaging); CMP design; Illusionist; adaptive asymmetric CMP; aggressive cores; aggressive dynamic program distillation; chip multiprocessor design; dynamic code removal; execution hint generation; hardware resources; high throughput single-thread performance; high-performance cores; lightweight-core thread; microprocessor vendors; performance acceleration; phase-based pruning; power budgets; power dissipation limits; silicon integration; thermal budgets; thread acceleration; Acceleration; Accuracy; Benchmark testing; Instruction sets; Microprocessors; Throughput;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on
Conference_Location :
Shenzhen
ISSN :
1530-0897
Print_ISBN :
978-1-4673-5585-8
Type :
conf
DOI :
10.1109/HPCA.2013.6522339
Filename :
6522339
Link To Document :
بازگشت