A comparator energy model considering shallow trench isolation stress by geometric programming

In low power analog circuit designs, the current variation caused by the STI stress must be taken into account. In this paper, we address an energy trade-off related to the STI stress in the design of a comparator composed of the preamplifier and the conventional latch. The power consumption of the pre-amplifier can be formulated as a function of the diffusion length of MOSFETs when considering the STI stress. The longer diffusion length tends to make the power lower. On the other hand, the power to drive the latch is associated with the parasitic capacitance at the output of the pre-amplifier, so shorter diffusion is preferable. To cope with the trade-off, we provide the energy model of the comparator based on the geometric programming. In the post-layout HSPICE simulation with the STI BSIM model, we reveal that the impact of the STI stress on the energy becomes significant especially in low power designs.