Title :
Efficient complex broadside coupled trace modeling and estimation of crosstalk impact using statistical BER analysis for high volume, high performance printed circuit board designs
Author :
Chada, Arun Reddy ; Songping Wu ; Jun Fan ; Drewniak, James L. ; Mutnury, Bhyrav ; de Araujo, Daniel N.
Author_Institution :
Missouri S&T EMC Lab., Rolla, MO, USA
Abstract :
Increase in the cost of printed circuit board (PCB) with the increase in layer count has led to the design of PCB stack-ups that have broadside coupled signals. Broadside coupling of signals in adjacent layers also leads to crosstalk that can be sometimes difficult to model and quantify in terms of its impact on receiver eye opening. The difficulty stems from the fact that in most boards, broadside coupling occurs between the signal traces at various angles and at multiple instances. The challenges involved in modeling include generating models for the broadside coupled section quickly without the overhead of time consuming full-wave simulations. Full wave simulations are time and memory intensive especially for coupled traces at an angle and real board designs can have hundreds of them. The simulation challenges include predicting the impact of crosstalk on bit error rate (BER) accurately. In this paper, the focus is on alleviating the modeling challenges by using fast equivalent per unit length (Eq. PUL) [1, 10] resistance, inductance, conductance, capacitance (RLGC) method for the broadside coupled traces crossing at an angle and to resolve the simulation challenge by seamlessly integrating the models into statistical simulation approach that can quantify the eye opening at various BERs that would help electrical designers to come up with set of design and routing guidelines that can save PCB cost and at the same time maintain electrical integrity.
Keywords :
error statistics; printed circuit design; PCB cost; PCB stack-up design; RLGC method; broadside coupled section; broadside coupled signals; complex broadside coupled trace modeling; crosstalk impact estimation; full wave simulations; high performance printed circuit board designs; high volume printed circuit board designs; resistance inductance conductance capacitance method; statistical BER analysis; statistical bit error rate analysis; time consuming full-wave simulations; Bit error rate; Capacitance; Couplings; Crosstalk; Dielectrics; Inductance; Mathematical model; broadside coupling; per-unit-length (PUL) RLGC;
Conference_Titel :
Electronic Components and Technology Conference (ECTC), 2013 IEEE 63rd
Conference_Location :
Las Vegas, NV
Print_ISBN :
978-1-4799-0233-0
DOI :
10.1109/ECTC.2013.6575869