Self compensating low noise low power PLL design

This paper addresses a new approach for low jitter, low power phase locked loop design. Effects of process-voltage-temperature variation on PLL are studied. A self compensating PLL solution using process-voltage-temperature variation effects compensation method, based on external reference clock signal is presented. The proposed solution shows considerable improvement of frequency stability and power consumption.