DocumentCode
678520
Title
A novel approach for USB2.0 validation on System on Chip
Author
Pandey, Maneesh Kumar ; Shekhar, Shashi ; Singh, Jaskirat ; Agarwal, Gaurav Kumar ; Saxena, Navrati
Author_Institution
Networking Processor Div., Freescale Semicond., India
fYear
2013
fDate
4-6 July 2013
Firstpage
1
Lastpage
4
Abstract
In peripheral to peripheral communication, USB2.0 continues to occupy prominent position. With the emergence of USB2.0 peripherals, figuring out a standard, reliable and robust approach that can validate USB2.0 on System on Chip (SoC) is the need of an hour. The performance of USB depends fundamentally on electrical characteristics. Using this innovative approach (validation using U-Boot framework) we have root-caused several notorious issues which were hard to narrow down using legacy approach. This methodology possesses both the legacy capability of low level programming (JTAG) as well as of application level (High Level) programming (Linux). The paper is presented using case study of some issues which were reflected in the system using this methodology only.
Keywords
Linux; firmware; peripheral interfaces; programming; system-on-chip; JTAG; Linux; SoC; U-Boot framework; USB2.0 peripherals; USB2.0 validation; electrical characteristics; firmware; high level programming; legacy approach; low level programming; peripheral to peripheral communication; system on chip; Debugging; Linux; Microprogramming; System-on-chip; Universal Serial Bus; Electrical Characterization; Firmware; JTAG; System on Chip (SoC); U-Boot; USB2.0;
fLanguage
English
Publisher
ieee
Conference_Titel
Computing, Communications and Networking Technologies (ICCCNT),2013 Fourth International Conference on
Conference_Location
Tiruchengode
Print_ISBN
978-1-4799-3925-1
Type
conf
DOI
10.1109/ICCCNT.2013.6726615
Filename
6726615
Link To Document