Title :
A design of charge pump phase locked loop for DAC
Author :
Honghui Deng ; Wei Zhang ; Jielei Bai
Author_Institution :
Inst. of VLSI Design, Hefei Univ. of Technol., Hefei, China
Abstract :
Low jitter charge pump phase locked loop (CPPLL) is designed for 12 bit digital to analog converter (DAC) in this paper. It´s reference frequency is from 3M to 100M. The design uses the model of SMIC 0.13um mixed-signal process, its power supply is 1.2V, the simulating tools are cadence´s Spectre and Hspice. This paper mainly includes circuit design of Phase Frequency Detector (PFD), Charge Pump (CP), Low-Pass Filter (LPF) and Voltage Control Oscillator (VCO). The simulation result is proved that the CPPLL satisfies the design request. Its locking time is greater than 5us, and smaller than 23us. When the reference clock is 100MHz, VCO frequency is 400MHz, its jitter time (root-mean-square) is 4.314ps.
Keywords :
SPICE; charge pump circuits; digital-analogue conversion; integrated circuit design; integrated circuit modelling; low-pass filters; mixed analogue-digital integrated circuits; voltage-controlled oscillators; DAC; Hspice; Spectre; VCO; charge pump phase locked loop; digital to analog converter; frequency 100 MHz; frequency 400 MHz; low-pass filter; mixed-signal process; phase frequency detector; size 0.13 mum; time 4.314 ps; voltage 1.2 V; voltage control oscillator; word length 12 bit; Logic gates; Phase frequency detector; Phase locked loops; Phase noise; Voltage-controlled oscillators; CP; CPPLL; LFP; PFD; VCO;
Conference_Titel :
Anti-Counterfeiting, Security and Identification (ASID), 2013 IEEE International Conference on
Conference_Location :
Shanghai
DOI :
10.1109/ICASID.2013.6825294
