• DocumentCode
    695229
  • Title

    Priority-based cache allocation in throughput processors

  • Author

    Dong Li ; Minsoo Rhu ; Johnson, Daniel R. ; O´Connor, Mike ; Erez, Mattan ; Burger, Doug ; Fussell, Donald S. ; Redder, Stephen W.

  • fYear
    2015
  • fDate
    7-11 Feb. 2015
  • Firstpage
    89
  • Lastpage
    100
  • Abstract
    GPUs employ massive multithreading and fast context switching to provide high throughput and hide memory latency. Multithreading can Increase contention for various system resources, however, that may result In suboptimal utilization of shared resources. Previous research has proposed variants of throttling thread-level parallelism to reduce cache contention and improve performance. Throttling approaches can, however, lead to under-utilizing thread contexts, on-chip interconnect, and off-chip memory bandwidth. This paper proposes to tightly couple the thread scheduling mechanism with the cache management algorithms such that GPU cache pollution is minimized while off-chip memory throughput is enhanced. We propose priority-based cache allocation (PCAL) that provides preferential cache capacity to a subset of high-priority threads while simultaneously allowing lower priority threads to execute without contending for the cache. By tuning thread-level parallelism while both optimizing caching efficiency as well as other shared resource usage, PCAL builds upon previous thread throttling approaches, improving overall performance by an average 17% with maximum 51%.
  • Keywords
    cache storage; graphics processing units; multi-threading; parallel architectures; GPU cache pollution; cache management algorithm; context switching; multithreading; off-chip memory bandwidth; on-chip interconnect; priority-based cache allocation; thread scheduling mechanism; throttling thread-level parallelism; throughput processor; Bandwidth; Graphics processing units; Instruction sets; Multithreading; Resource management; Throughput;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on
  • Conference_Location
    Burlingame, CA
  • Type

    conf

  • DOI
    10.1109/HPCA.2015.7056024
  • Filename
    7056024