Design of a fast and area efficient filter

This paper shows how to optimize full custom, fixed coefficient filters to gain both in area and speed. The idea is to trade the filter order with the coefficient length and thus reduce the delay and the size of the multipliers. The result is a smaller design that needs fewer clock cycles per sample compared to a minimum order filter. Measurements on the manufactured chips verified a speed gain of 26% and a size reduction of 20%.