A pipelined architecture for DLMS algorithm considering both hardware complexity and output latency

In this paper we propose a new pipelined architecture for the DLMS algorithm which can be implemented with less than half an amount of calculation compared to the conventional architectures. Although the proposed architecture enables us to reduce the required calculation, it can achieve good convergence characteristics, a short latency and high throughput characteristics simultaneously.